A program is underway at Sandia National Laboratories to predict long-term reliability of photovoltaic (PV) systems. The vehicle for the reliability predictions is a Reliability Block Diagram (RBD), which models system behavior. Because this model is based mainly on field failure and repair times, it can be used to predict current reliability, but it cannot currently be used to accurately predict lifetime. In order to be truly predictive, physics-informed degradation processes and failure mechanisms need to be included in the model. This paper describes accelerated life testing of metal foil tapes used in thin-film PV modules, and how tape joint degradation, a possible failure mode, can be incorporated into the model.
INTRODUCTION
A vibrant photovoltaic industry has emerged in recent years primarily as a result of exponential market growth, dynamic changes in technologies, and innovative approaches to what the ideal business model(s) will be in the future. The reliability of photovoltaic systems has continued to be a dominant concern of the supply chain, from materials manufacturers to component manufacturers to system integrators, and finally the end customer. Increasingly savvy customers are asking for increasingly sophisticated and complex information as due diligence is performed prior to investing massive amounts of capital. Indeed, the photovoltaics industry is no longer a cottage industry, but as maturation occurs so do growth pains and challenges.
One such challenge is to develop predictive capabilities to evaluate potential failure modes and the probability of failures in photovoltaics and apply this knowledge to predict service life. One set of tools that assists in answering the challenge are accelerated life tests (ALTs). Comprehensive ALTs provide predictive information as well as the ability to translate the information into cost effective designs of components and systems. Finally, carefully developed ALTs assist in the development of improved product integrity and shorter time-to-market development cycles.
ALTs are not yet standardized in the photovoltaics arena. It is important to remember that qualification tests, the most common type of accelerated tests recognized, do not provide a probability of failure; ideally the qualification test is meant to be passed. ALTs are destructive tests meant to uncover expected failures and provide an understanding of the physics of failure; and furthermore to develop a statistical base from which to make predictions. The study described in this paper is an initial application of accelerated life testing to a single packaging element used in some photovoltaic designs with an expectation of a much more rigorous application of ALTs in the future. [1] Packaging of a thin film PV technology was selected to demonstrate how materials degradation phenomena can be included in the RBD. One high likelihood failure process identified through a Failure Modes and Effects Analysis (FMEA) of the thin-film technology was degradation of the metal foil tape joints. To generate degradation data, accelerated tests were run on samples with overlapping tape joints. The degradation data obtained in these experiments are being used in the RBD model.
EXPERIMENTAL
In this study, the metal foil tape was Sn-plated Cu with a contact adhesive on one side. The tape is embossed to provide electrical contact through the adhesive. To measure the effect of time in the field on tape joint resistance, samples were constructed to simulate both the tape-on-substrate and tape-on-tape interfaces (Figure 1 ). The individual circuits on the tape-on-tape sample were made with varying extent of tape overlap. Some of the tape joints were made by hand using similar applied pressures for all overlapping joints. Others were constructed using actual module assembly processes and materials. Consistent with module construction, layers of polymer were applied to the glass directly above the tape joints to maintain some force on the contact. Samples were constructed with two, one, or no layers of polymer. A Keithley model 580 micro-ohm meter was used in 4-point mode to monitor the resistance. A Keithley model 7002, 100-channel scanner provided scanning capabilities and allowed the inclusion of multiple samples in a single test. Data were collected at 10 minute intervals. Samples were exposed to three types of environmental conditions -constant temperature (60°C, no humidity control), cyclic temperature (-40°C to +60°C, no humidity control), and damp heat (60°C, 70% RH). For thermal cycling, a ramp rate of approximately 7 °C/min was used, resulting in just over two cycles/hour. Figure 1 . Schematic of the test sample used to monitor the contact resistance of the tape-on-substrate (a) and tape-on tape (b) joint. A joint-free structure (channel 7) is included as a control.
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The assembled test coupons were fixtured using Teflon blocks ( Figure 2 ) to provide air flow around the samples and to provide strain relief for the cables. They were mounted vertically and placed in the test chamber. Ribbon cables provided the interface to the electrical test equipment. ) shows several samples assembled into a holder. Ribbon cable is soldered to the ends of the tape samples, and connects to the measurement system for monitoring resistance.
RESULTS

Tape Characterization
The metal foil tape used in this study is an embossed, Sn-plated Cu foil tape with a contact adhesive present. The embossing process forces the metal through the adhesive, providing multiple contact points. To characterize the tape, samples were examined using SEM techniques. Figure 3 shows both surfaces of the tape. In the left photograph, the metal (exterior) surface of the tape is visible. The embossing marks can be seen as troughs. The right image, taken in back-scatter mode was taken on the adhesive side of the foil tape. In this image, the metal (bright areas) can be seen protruding through the adhesive (dark areas). A simple image analysis was performed, which showed that approximately 2% of the area is attributed to the metal. This suggests that only 2% of the macroscopic contact area is actually available for electrical contact. It is likely that a greater contact area is available if the tape is applied using high pressure, but given the large amounts of adhesive, the increase in contact area is not expected to be significant.
(a) (b) Figure 3 . SEM images of the conductive tape. The image in (a) shows the embossed structure of the tape. The backscatter image on the right shows where the embossing process allows the metal to penetrate through the adhesive layer.
Resistance Results
Electrical resistance of the samples (tape-on-tape and tape-on-substrate) was measured throughout the exposure period.
Results from tape-on-tape exposed to damp heat (60C/70%RH) are presented in Figure 4 , which shows an increase in resistance with exposure time. It is interesting to note that open circuit conditions were observed in as little as 3 hours for some traces, with the majority of the joints exhibiting open circuit by 100 hours. Increasing the overlap slows the rate of resistance increase, but it does not prevent degradation of the joint. Based on these data, this type of tape joint is not recommended when exposure to moisture is expected An example of the constant temperature exposure results for tape-on-substrate samples is shown in Figure 5 . The response of interface resistance to temperature is relatively linear with time. It is important to note that significant resistance increase is observed, even at relatively short times. However, at this point there is no direct correlation between extended time at elevated temperature and tape joint degradation under real conditions. Thus, results from this type of exposure may not be directly applicable to fielded modules.
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1.E+00 The third type of exposure test involved thermal cycling. In this case, the testing may provide time compression rather than accelerated conditions. By thermal cycling more rapidly than what is experienced by a fielded module, data representing 30 years of field exposure can be generated in a relative short period of time. In this case, approximately 2 thermal cycles / hour were applied. For this paper, only the tape-on-tape results are presented. An example of the raw thermal cycling resistance data is presented in Figure 6 . In this plot, the data are presented as a function of time rather than number of cycles. Channel 7 represents a control circuit with no tape joint. It is important to note that no change in resistance is observed with the control. The other channels all exhibit significant fluctuations in resistance. The high values are obtained at the elevated temperature. In addition to the fluctuations, there is a significant increase in "baseline" resistance with time (number of cycles). Note that there is significant scatter among the 6 channels. This is due, in part, to the difference in extent of overlap. However, the variability also includes uncertainty associated with the tape joint itself. This uncertainty will need to be included or accounted for in the reliability models. To verify that temperature ramp rate did not introduce spurious effects, the rate was varied and the resistance monitored. Three additional ramp rates were applied. The first was basically a step and hold, where the temperature was increased as fast as possible. The second involved a rate that was a factor of 4 slower that the standard rate (2.1 cycles/hr) and the third was a factor of 8 slower. The data are presented in Figure 7 . Note that the peak resistance values observed when the sample was at elevated temperature, and the low values recorded at -40°C do not appear to be affected by ramp rate. Figure 8 shows expanded scale portions for each of the conditions. Interestingly, the resistance did not decay once the maximum temperature was attained; rather it remained constant (Fast Ramp and Hold). The slower ramp rates produced very similar values of resistance, suggesting that the ramp rate has very little effect on the processes underway. Also note that the response is not simply a change in tape resistance with temperature. Channel 7 is the control and has no tape joint. As expected, it exhibits a maximum in resistance at low temperature and a minimum at the high temperature. Since the circuits with the tape joints exhibit the opposite response, the observed increase in resistance can be attributed to the joint itself, and is likely reflective of relative movement of the interface due to thermal expansion mismatch. To determine the effectiveness of using an applied load to maintain good electrical contact, three types of samples were constructed. They include samples with no polymer over the joint, samples with a single layer of polymer, and samples with two layers of polymer over the tape joint. Typical results are shown in Figure 9 and Figure 10 . In Figure 9 , three channels of a tape-on-substrate are shown. Sample one (red) has no applied load (no polymer). Sample 2, shown in green was constructed with a single polymer, and sample 4 (blue) was produced using two layers of polymer above the joint. The data presented are for a period of time during the thermal cycling when the samples were held at room temperature. Clearly, the sample with two polymers exhibits the lowest resistance as well as the least amount of scatter. The "no polymer" sample exhibits the highest resistance and the largest scatter. Based on these results, it appears that applying a load to the tape joints allows less movement of the joint during thermal cycling, and helps to maintain electrical contact between the tape and the substrate. 
RELIABILITY MODELING
In order to assess the effect of tape joint degradation on system reliability, a link between performance and tape joint contact resistance must be established. In a module, tape-on-tape joints are present where bus bars connect to current collectors at each end of the module. Each degraded joint can be represented as a parasitic resistor in series with the module. This simple circuit represents a single module. Any increase in resistance in that joint is manifested as an increase in circuit resistance for the module. Multiple modules can be strung together in series, with two resistors between each module. This representation allows us to assess the effect of tape degradation on system performance, and is necessary in order to include this kind of degradation in the system reliability model.
To calculate the effect of the parasitic resistance on module performance, a simple electrical system analysis was performed [2, 3] . For the reliability calculations, a "standard" configuration was assumed (70 watt module, with a working voltage of 40V). The current, based on these values, is 1.75 A. Connected through an external load and running at peak power, the resistance of the external load (R load ) is 22.86 Ω. Parasitic resistances (R tape ) were then introduced into the circuit (one for each tape joint on the module). Combining these with R load provides a total resistance. Assuming that the voltage remains constant across the module, a new current can be calculated, and then used to calculate the power dissipated through the external load and through the two tape joints. The available output power then becomes that consumed by the external load. A decrease in power (Relative Power) can be calculated as the ratio P load to P load-initial (Figure 11 ). This curve can now be used to determine the resistance at which "failure" of the module occurs. If we assume that a decrease in power to 80% of the original value constitutes failure, this value is reached when the resistance of each tape joint reaches a value of 1.35 Ω. Because both resistances are in series, this actually occurs when the combined value of resistance is 2.7 Ω.
To improve the readability of the ALT data, a moving median technique was applied. The window size consisted of 79 consecutive data points (approximately 400 minutes, 10 cycles). This technique produces a typical value of resistance over a 10 cycle window, with excursions ignored. The results of this data smoothing analysis are shown in Figure 12 . Additional analysis showed that the increase in resistance is roughly linear. As additional data are acquired, a distribution of resistance values can be built, and once constructed, can be used to assign joint resistance values (at the module level) for a specific tape joint based on probability. Reliability of the PV system (array) is currently being modeled using a reliability block diagram (RBD) model [4] , which is a diagrammatic representation of all functions, in terms of subsystem or component events, that must occur for successful system operation. The RBD was constructed by identifying all necessary functions and their associated components that must occur for the system to provide an output. The blocks are then arranged in a diagram in order of operation. Hierarchical system block diagrams are high level diagrams that contain one or more subsystems or components within a block. Each block may have an associated RBD defined by lower level functions.
To include component degradation data in the model, a specific block was included at the module level. This level contains three blocks -one for catastrophic module failure (populated with field data), one for module degradation (X%/year), and the third that contains component degradation information from the accelerated tests. By including tape joint degradation at this level, it becomes part of the RBD and is included as a failure mode when the model is exercised at any higher (system) level. For this example, module failure occurs when the combined tape joint resistance exceeds 2.7Ω (20% drop in power). Accelerated aging data provide the number of cycles to failure, which can be turned into time to failure, assuming one thermal cycle per day.
The failure data were analyzed in Reliasoft's Weibull++ [5] to obtain a failure distribution. The results are shown in Figure 13 , which shows the reliability for a single module as a function of time and Figure 14 , which shows reliability for an array of modules. The data were fit using a lognormal-two parameter function. Even though only six data points are available, the fit is quite good. The parameters from the lognormal fit are then used in the RBD to define module failure probability, which is rolled up to the system level by the RBD. The output from the RBD is shown in Figure 14 . In this figure, two plots are shown. The inset plot shows the output of the RBD in the absence of tape joint degradation. The large plot shows the result when tape joint degradation is included in the analysis. Based on these results, we hypothesize a much higher reliability without consideration of the ALT results. It is interesting to note that a significant decrease in reliability is observed due to the degradation of the conductive tape joint. In this case, very small changes in resistance result in a significant decrease in power. These results demonstrate that, based on accelerated testing, the tape-on-tape joint does not appear to provide a robust, high-reliability electrical interface. In addition, the use of accelerated aging data in the system reliability model demonstrates both the utility and mechanism for this technique for determining reliability from ALT results.
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Re Figure 13 . Reliability of a single module based on increased resistance at two tape joints. The curves are derived from thermal cycling data, with a failure criterion of 20% decrease in power.
Rel i aSof t Bl ockSi m 7 -ww w .Rel i aSoft.com Figure 14 . Reliability of a field of modules based on increased resistance from tape-tape joints. The curves are derived from The curves are derived from thermal cycling data, with a failure criterion of 20% decrease in power. The inset image is for the string without considering tape joint degradation.
Reliability vs Time
CONCLUSIONS
In this paper, we have shown the predicted effect of conductive foil tape degradation on module performance / reliability. The thermal cycling test represents fielded modules that undergo diurnal temperature cycling. The resulting resistance change was related to module performance through a simple electrical system model using parasitic resistors to simulate tape joint contact resistance. Through this example, we demonstrated how materials degradation data can be used in a system reliability model to predict reliability. Although this is only an initial demonstration of the process, and is therefore not complete, the utility of the technique is evident. In addition, by exercising the entire process, from accelerated aging experiments through the final system model, it becomes much easier to identify and prioritize design and processing issues. Ultimately, accelerated life tests are essential to provide long-term predictions of PV reliability, availability and performance when analyzed in conjunction with real-world operations and failure data.
